UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/566,327	01/27/2006	Kenji Ogawa	MAT-8808US	3515
52473 RATNERPRES	7590 09/08/200 STIA	EXAMINER		
P.O. BOX 980 VALLEY FOR	CE DA 10492	MCCOMMAS, STUART S		
VALLET FOR	GE, PA 19482		ART UNIT	PAPER NUMBER
			2629	
			MAIL DATE	DELIVERY MODE
			09/08/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary		Applic	ation No.	Applicant(s)	Applicant(s)	
		10/56	6,327	OGAWA ET AL.		
		Exami	ner	Art Unit		
		Stuart	McCommas	2629		
The Period for Rep	MAILING DATE of this community	nication appears on	the cover sheet w	vith the correspondence a	ddress	
A SHORTE WHICHEVE - Extensions of after SIX (6) 1 - If NO period 1 - Failure to rep Any reply rec	NED STATUTORY PERIOD F ER IS LONGER, FROM THE N time may be available under the provision MONTHS from the mailing date of this com for reply is specified above, the maximum s for reply is specified above, the maximum s to return the set or extended period for repl leived by the Office later than three months t term adjustment. See 37 CFR 1.704(b).	MAILING DATE OF s of 37 CFR 1.136(a). In n munication. tatutory period will apply ar y will, by statute, cause the	THIS COMMUN o event, however, may a nd will expire SIX (6) MO application to become A	ICATION. reply be timely filed NTHS from the mailing date of this BANDONED (35 U.S.C. § 133).		
Status						
2a)⊠ This a 3)⊡ Since	onsive to communication(s) fil action is FINAL . It this application is in condition in accordance with the pract	2b)⊡ This action for allowance exc	is non-final. ept for formal mat	· ·	e merits is	
Disposition of	Claims					
4a) O 5) ☐ Claim 6) ☑ Claim 7) ☐ Claim 8) ☐ Claim		are withdrawn from				
10)☐ The d Applic Repla	pecification is objected to by the rawing(s) filed on is/are ant may not request that any objectement drawing sheet(s) including ath or declaration is objected to	e: a) accepted onection to the drawing (g the correction is rec	s) be held in abeya quired if the drawing	nce. See 37 CFR 1.85(a). g(s) is objected to. See 37 C		
Priority under	35 U.S.C. § 119					
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
2) 🔲 Notice of Dra	ferences Cited (PTO-892) aftsperson's Patent Drawing Review (Disclosure Statement(s) (PTO/SB/08) /Mail Date		Paper No	Summary (PTO-413) (s)/Mail Date Informal Patent Application 		

Application/Control Number: 10/566,327 Page 2

Art Unit: 2629

DETAILED ACTION

Claim Rejections - 35 USC § 112

1. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

2. Claim 1 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 1 recites the limitation "the first initialization period" in line 24 of the claim.

There is insufficient antecedent basis for this limitation in the claim.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claim 1 is rejected under 35 U.S.C. 103(a) as being unpatentable over Nakamura (United States Patent Application Publication 2002/0021264), hereinafter referenced as Nakamura, in view of Kim et al. (United States Patent 7,109,951), hereinafter referenced as Kim.

Regarding claim 1, Nakamura discloses a method of driving a plasma display panel 15, the plasma display panel including discharge cells 16, each discharge cell

Art Unit: 2629

formed at an intersection of a scan electrode and a sustain electrode, and a data electrode (figure 3), the method comprising:

Page 3

dividing one field period into a plurality of sub-fields, each sub-field having an initializing or priming discharge period with an erasure period, a writing period, and sustaining period (figure 9);

performing in the priming discharge period and in the erasure period either an all cell initializing operation or a selective initializing operation, where the all-cell initializing operation causes initializing discharge in all the discharge cells for displaying an image (paragraphs 58-63; figure 8; figure 9) and the selective initializing operation selectively causes initializing discharge using the erasure pulse Pe only in the discharge cells where sustaining pulses and sustaining discharge occurred in the previous sub-field (paragraph 63; figure 9). Further Nakamura discloses that each of the initializing periods for performing the all-cell initializing operation has a former half part and a latter half part of the priming discharge period (figure 9), where in the former half part there is application of an ascending ramp waveform voltage Pp to the scan electrodes that causes a first initializing discharge using the scan electrodes as anodes and the sustain electrodes and data electrodes as cathodes (paragraph 60; figure 9) and where in the latter half part, application of a descending ramp waveform voltage Ppe to the scan electrodes causes a second initializing discharge using the scan electrodes as the cathodes and the sustain electrodes and data electrodes as the anodes (paragraph 60; figure 9).

However Nakamura fails to disclose an abnormal discharge part and a ramp waveform voltage which is ranging from a voltage with the same polarity as the voltage applied during the former half part of the initialization period to a voltage reverse in polarity thereto, and in the abnormal charge erasing part, application of a rectangular waveform voltage, reverse in polarity to the voltage applied during the first initialization period, followed by supplying it with a rectangular waveform voltage reverse in polarity to the scan electrodes causes self-erasing discharge in the discharge cells having excessive wall charge accumulated therein.

However the examiner maintains that it was well known in the art to provide an abnormal discharge part and a ramp waveform voltage which is ranging from a voltage with the same polarity as the voltage applied during the former half part of the initialization period to a voltage reverse in polarity thereto, and in the abnormal charge erasing part, application of a rectangular waveform voltage, reverse in polarity to the voltage applied during the first initialization period, followed by supplying it with a rectangular waveform voltage reverse in polarity to the scan electrodes causes self-erasing discharge in the discharge cells having excessive wall charge accumulated therein, as taught by Kim.

In a similar field of invention Kim discloses a method and apparatus for driving plasma display panel. In addition, Kim discloses an abnormal discharge part (figure 8) and a ramp waveform voltage which is ranging from a voltage with the same polarity as the voltage applied during the former half part of the initialization period to a voltage reverse in polarity thereto (column 8 lines 36-63; figure 6; figure 8), and in the abnormal

Application/Control Number: 10/566,327 Page 5

Art Unit: 2629

charge erasing part, application of a rectangular waveform voltage, reverse in polarity to the voltage applied during the first initialization period (figure 8), followed by supplying it with a rectangular waveform voltage reverse in polarity to a voltage applied during the initialization period (figure 8) to the scan electrodes causes self-erasing discharge in the discharge cells having excessive wall charge accumulated therein (column 8 lines 64-67; column 9 lines 1-25; figure 8).

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Nakamura by specifically providing an abnormal discharge part and a ramp waveform voltage which is ranging from a voltage with the same polarity as the voltage applied during the former half part of the initialization period to a voltage reverse in polarity thereto, and in the abnormal charge erasing part, application of a rectangular waveform voltage, reverse in polarity to the voltage applied during the first initialization period, followed by supplying it with a rectangular waveform voltage reverse in polarity to the scan electrodes causes self-erasing discharge in the discharge cells having excessive wall charge accumulated therein for the purpose of allowing excess charge to be controlled and erased to avoid misfires in a plasma display panel to improve the quality of the display (column 3 lines 27-41).

Response to Arguments

5. Applicant's arguments with respect to claim 1 have been considered but are believed to be answered by and therefore moot in view of the new ground(s) of rejection.

Conclusion

Application/Control Number: 10/566,327

Page 6

Art Unit: 2629

6. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Stuart McCommas whose telephone number is (571)270-3568. The examiner can normally be reached on Monday-Friday 9 AM to 5 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Alexander Eisen can be reached on (571)272-7687. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/566,327

Art Unit: 2629

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Stuart McCommas Examiner Art Unit 2629 Page 7

SSM

/Alexander Eisen/

Supervisory Patent Examiner, Art Unit 2629